A thermal asperity detection and recovery scheme for a disk-drive read channel is presented. The circuit design and simulation results for two key blocks, the AC coupler and its tuning loop, in a 0.5pm CMOS process are described.
INTRODUCTION
In a modem disk drive, the read head flies so close to the media surface that they occasionally come into contact with each other. When this happens, a large voltage is generated at the output of the read head preamp, and this is called a thermal asperity (TA) [I] . Modem read channels include a TA detection and recovery circuit as part of the front end 121, which is shown in Fig. 1 .
The read signal from the preamp, V;", which is a bandpass signal, is input to the AC coupler (ACC). which is a high-pass filter. Then the variable gain amplifier (VGA) amplifies the signal to give the output signal Voup This output signal is fed to the back end of the read channel to extract the data. Also, V,, is fed into a 1-pole low-pass filter that has a low bandwidth and outputs the average value of V,,, which is referred to as the baseline. The baseline is a constant (zero) under normal operation.
However, when a TA occurs, the baseline experiences a large shift as shown in Fig. 2 . A large baseline shift makes data detection difficult and can cause bit errors, as the large amplitude change typically causes clipping in the VGA. The amplitude of the baseline can he used to detect a TA event. If the amplitude of the baseline is larger than some threshold, the comparator output goes high in Fig. 1 . Then a signal from the state machine reduces the AC coupler time constant which reduces the time required for the baseline to return to zero. When the baseline falls to within a threshold of zero, the time constant in the AC coupler is returned to its nominal value. Fig. 3 shows the schematic of the AC coupler. Each NMOS transistor is biased in the triode region with an onresistance R,. Assuming an ideal opamp, the circuit has a zero at dc, a pole at -l/R,C,, and a high-frequency gain of Xi&.. In normal operation, it should have a well controlled time constant so it passes the entire read signal. We chose R,C,= 3211s (-3dB frequency = 5MHz). A tuning circuit is used to set the on-resistance of the transistors by controlling V,",,< to set the time constant, as described in the next section.
The AC coupler includes two additional transistors in parallel with each M I ' that are not shown in Fig. 3 . These transistors are identical to M I ' , and they are normally off with their gates tied low. If a TA is detected, the gates of these transistors are connected to V,,,, reducing the time constant by a factor of three to more quickly return the baseline to zero.
A folded-cascode opamp [3] is used in this AC coupler to achieve high gain, large bandwidth and large output swing. With C, , =C, the opamp must have a unity-gain bandwidth that is about equal to the data rate. Here, the target data rate was BOOMbps, so this opamp dissipates a significant amount of power. To save power, the tuning circuit does not use a replica(s) of the AC coupler.
TIME CONSTANT TUNING CIRCUIT
A tuning circuit sets the on-resistance R,in the AC coupler so that R,Cfis constant despite changes in Cfdue to process variations. For a NMOS device in the triode region with VDs << V,, -V,, the on-resistance R,is given by so the on-resistance can be varied by adjusting VGs. Eqn. (1) also shows the on-resistance R,is about equal to l/g, of an identical, saturated transistor with the same gate and source voltages 131. Therefore, if we can generate gate and source bias voltages in a reference circuit to give C , / g , = 3211s and apply them to MI', then Rf = l/g, and R,Cf = 3211s. The tuning scheme used here is based on this idea.
The reference tuning loop uses a Gm cell in feedback as shown in simplified form in Fig. 4 
where T = IKkk is the clock period. Substituting V. , = Idgm into (2) and simplifying gives
where g, is the transconductance of the Gm cell. Hence, C,/g, depends on the clock frequency Llmk, which is derived horn a crystal oscillator, and N, the ratio of DC currents that can be accurately defined in a CMOS process. A more detailed block diagram of the tuning loop is shown in Fig. 5 . The clock frequency is 6.25MHz and the DC current ratio N is 0.2. Using these values in (3), CI /g, = 3211s. If Cl has the same nominal value as Cf(=0.6pF) in the AC coupler, then g, = 18.8pAN. With IR< 5pA in Fig.  5 , the nominal differential output voltage of the Gm cell is 0.53V. To have a large g, tuning range, the Gm cell should allow an output swing of >I.OV.
The opamp in the switched-capacitor (SC) integrator in Fig. 5 is a folded cascode. Its DC gain is about 75dB and its gain-bandwidth product is about 120MHz; both are sufficient for this application. The SC low-pass filter (LPF) in Fig. 5 has a bandwidth of about 8OOkHz. Because its bandwidth is not critical, a passive first-order filter is used to save power. A differential-to-single-ended converter converts the SC'LPF output to voltage V, that sets the tail current and g, of.the Gm cell. Fig. 6 shows the schematic of the Gm cell in Fig. 5 . It consists of a differential g, stage, a common-mode feedback (CMFB) circuit, and an output buffer. The g, stage consists of transistors MI-M7. MI and M2 are diodeconnected as in Fig. 5 . M3-M6 form current sources controlled by the CMFB circuit. M7 is the tail current source with its current set by V, . Thus, the g, of MI and M2 is controlled by V, .
T H E G m C E L L
M201-M204 form the CMFB circuit. Because M1 and M2 are diode connected, the common mode (CM) output voltage can be controlled indirectly by controlling the voltage VS at node S (the source of MI and M2). The CMFB circuit forces the voltage V, to be the same as the applied CM reference voltage V,, = 
USING T H E TUNING LOOP TO S E T R&f
The purpose of the tuning loop is to set the time constant in the AC coupler in Fig. 3 . To do this, C, in Fig. 5 is equal to (a copy of) C,in Fig. 3 . Also, the on-resistance R,of M1' in Fig. 3 is made equal to l/g, of M1 in Fig. 5 . This is achieved by making MI' a copy of M I and matching the gate and source voltages of M I and MI'. The gate voltage of M1 is Vmc and its source voltage is V,ef If the gate of M1' is connected to V,,, and the CM output voltage of the AC coupler is set to V,cfas indicated in Fig. 3 , then M I and MI' are biased identically. One limitation of this tuning scheme is the limited tuning range of the g, value. Another limitation is that this tuning approach depends on matching between C , and C, and between M1 and MI'. Also, tuning accuracy is limited by offsets in the SC integrator and Gm cell in Fig. 5. 
SIMULATION RESULTS
The tuning loop in Fig. 5 and the AC coupler in Fig. 3 were simulated using SPICE. In the simulations, all switches and opamps were realized with MOS transistors, and VDD = 3.3V. The simulations used 0.5pm CMOS models, and the R,Cf product was found for different CI = C, Simulation results are given in column 2 of Table 1 for IR = 5pA.
Column 2 shows there is a 2% change in R,C, when C, changes from 1pF to 0.7pF. However, R,C, is less than the desired value of 3211s. Possible explanations are that ( I ) does not accurately describe the relationship between R, and Ig, in this sub-micron process and/or parasitic capacitance in parallel with C, due to the MOS switches in Fig. 5 effectively increases CI so that it is not equal to C , For this application, the slightly low value of R, €/ is acceptable. However, when C, is less than 0.6pF, the variation in R& becomes unacceptably large. This error is caused by nonlinearity in the Gm cell. The linear range of the Gm cell decreases as g, decreases. To show that reducing nonlinearity reduces this error, the simulations
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were repeated with IR = IPA. With a smaller input current to the Gm cell, nonlinearity is less of an issue and less change in the R,C, product is expected for small capacitance. This is verified by the simulation results in column 3 of Table 1 , where the variation in R,C, remains small for a wider range of capacitance. As the capacitance changes from 0.4pF to IpF (a 250% variation), R,C, only changes from 31.411s to 29.611s (a change of 6%). As the capacitance changes from 0.5pF to 0.7pF (a 40% change), the simulated variation in the R,Cfproduct is less than 1%. , where a Gm cell in the tuning loop was used to control an identical Gm cell in a filter. A key advantage of the proposed tuning circuit is that it saves IC area and power. Had a replica of the circuit in Fig. 3 been used for tuning, more than twice the power would have been dissipated as the high-bandwidth opamp in Fig. 3 consumes much more power than all the circuits in Fig. 5 . With IR = ]FA, the simulated variation in the filter time constant is less than 6% when there is a 250% variation in the capacitance, and the time-constant variation is 1% for a 40% capacitance variation. While the tuned time constant is slightly less than the design target, the time-constant accuracy is acceptable in a disk drive.
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